



Power




File: Power.kicad_sch

Power_Supply



File: Power_Supply.kicad_sch

Configuration



File: Configuration.kicad_sch

I01



File: I01.kicad_sch

I02



File: I02.kicad_sch



Sheet: /
File: FPGA.kicad_sch

Title:

Size: A4



Date:

Rev:

KiCad E.D.A. 9.0.0

Id: 1/6

FPGA power inputs with filter capacitors



Sheet: /Power/
File: Power.kicad_sch

Title: Power


Size: A4 Date: 2024-01-06

KiCad E.D.A. 9.0.0


Rev: 1

Id: 2/6


Debugging Testpoints



Gaud Buck Converter with Inputs



Buck Outputs




$$R1/(V_{out}-1)=R2 \Rightarrow 1k/(1.2-1)=R2 \Rightarrow R2=1k/0.2 = 5k$$

$$C1=15p*(R2/R1) \Rightarrow C1=15p*(5k/1k) = 15p*5 = 75p$$

Startup Sequencing

Start Sequence
1V0, 1V2, 1V8, 3V3




Sheet: /Power_Supply/
File: Power_Supply.kicad_sch

Title: Power_Supply


Size: A4 Date: 2024-01-06
KiCad E.D.A. 9.0.0

Rev: 1
Id: 3/6


FPGA Config Pins



Debugging LEDs



JTAG Connector



Sheet: /Configuration/
File: Configuration.kicad_sch

Title: Configuration


Size: A4 Date: 2024-01-06

KiCad E.D.A. 9.0.0


Rev: 1

Id: 4/6


IO Banks 14&15



Test LED



16MHZ CMOS CLK



Sheet: /I01/
File: I01.kicad_sch

Title: IO Sheet 1

Size: A3 Date: 2024-01-06
KiCad E.D.A. 9.0.0

Rev: 1
Id: 5/6

IO Banks 34&35

