


Custom PS2 Mainboard Top Level Schematics



Design Notes

Following components must be salvaged from a SCPH-7900x or SCPH-9000x mainboard:

- CXD2976GB (Emotion Engine)
- CXD2980 (Graphics Synthesizer)
- CXR726080 (MechaCon)
- CXD3098AQ (DSP)
- BCM5241 (Ethernet PHY)
- 627G04LF (Main Clock PLL)

Following components must be salvaged from a SCPH-7900x or earlier PS2 Slim revisions:

- USB A socket (DO NOT USE ONE FROM SCPH-9000x!!)


All remaining components can be purchased as specified in the BOM


This project would not exist without the bitbuilt.net community!
Special thanks to Mister M and Gman for their PS2 scans
and to Epaminondas for his work on the custom PS2 BIOS!


Sheet: /
File: PS2_79004_Rev_0_4.kicad_sch

Title: PS2 AIO Mainboard

Size: A3	Date:	Rev: 0.3
KiCad E.D.A. 9.0.0		Id: 1/30







Sheet: /Soft Power Switch/
File: Soft_Power_Switch.kicad_sch

Title: PS2 Soft Power Switch


Size: A4



Date:

Rev: 0.3

KiCad E.D.A. 9.0.0


Id: 4/30








2x ARM Cortex-M0+
@133MHz















U901J CXD2976GB			UNUSED PINS		
NC	E32	NC	R4	NC	AK3
NC	F31	NC	T1	NC	AL1
NC	G31	NC	T3	NC	AL2
NC	H31	NC	T4	NC	AL7
NC	G34	NC	U1	NC	AL8
NC	J34	NC	U2	NC	AL13
NC	K31	NC	U3	NC	AL14
NC	K32	NC	V1	NC	AL17
NC	K33	NC	V2	NC	AL19
NC	L32	NC	V4	NC	AL20
NC	F1	NC	W1	NC	AL22
NC	F2	NC	W2	NC	AL24
NC	F3	NC	W3	NC	AL25
NC	F4	NC	Y2	NC	AL26
NC	G1	NC	Y4	NC	AL27
NC	G3	NC	AA1	NC	AL29
NC	G4	NC	AA2	NC	AM1
NC	H1	NC	AA3	NC	AM5
NC	H2	NC	AB1	NC	AM6
NC	H3	NC	AC1	NC	AM8
NC	H4	NC	AC4	NC	AM9
NC	J1	NC	AD1	NC	AM10
NC	J2	NC	AD2	NC	AM11
NC	J4	NC	AD3	NC	AM12
NC	K3	NC	AD4	NC	AM13
NC	K4	NC	AE1	NC	AM18
NC	L1	NC	AE3	NC	AM19
NC	L2	NC	AE4	NC	AM21
NC	L3	NC	AF1	NC	AM23
NC	L4	NC	AF2	NC	AM24
NC	D2	NC	AF3	NC	AM27
NC	D3	NC	AF4	NC	AN4
NC	C31	NC	AG1	NC	AN21
NC	D27	NC	AG2	NC	AN22
NC	C26	NC	AG3	NC	AN24
NC	D25	NC	AG4	NC	AN25
NC	P31	NC	AH1	NC	AN26
NC	M1	NC	AH3	NC	AP3
NC	M2	NC	AH4	NC	AP4
NC	M3	NC	AJ1	NC	AP5
NC	M4	NC	AJ2	NC	AP21
NC	N4	NC	AJ3	NC	AP22
NC	P1	NC	AJ4	NC	AP24
NC	R1	NC	AK1	NC	AP25
NC	R2	NC	AK2	NC	AP26



Rev: 0.3
Id: 14/30

Power Control

The diagram illustrates the power control circuitry. It features a microcontroller (U1401C CXR726080) with several pins connected to external components:


- PS2_RESET:** Connected to pin G3 (PWR_SW).
- PS2_LED_RED:** Connected to pin J9 (RED_ON).
- PS2_LED_GREEN:** Connected to pin L7 (GREEN_ON).
- FAN_PWM:** Connected to pin B1 (FAN_PWM).

Other components and connections include:

- TP1548:** A test point connected to the PS2_RESET line.
- SW1501 SW_Push:** A pushbutton switch, shown with a red 'X' indicating it is not used.
- D1501 Power LED:** A red LED connected to pin J9 (RED_ON) through a 1k resistor (R1505) and to ground through a 1k resistor (R1504).
- R1514:** A 100k resistor connected to pin B1 (FAN_PWM) and to ground.
- TP1509, TP1510, TP1511:** Test points connected to pins L8 (MC_PSMODE), M3 (PON_REQ), and D7 (S1RCS) respectively.

Design Notes:

- This would be the place for connecting the PS2 power pushbutton.
- The mechacon fan PWM output is unused here, might be possible to ditch the pulldown.




This would be the place for connecting the PS2 power pushbutton

The mechacon fan PWM output is unused here, might be possible to ditch the pulldown

Power EN, Clock, Control, DSP Bus

The schematic diagram illustrates the Power EN, Clock, Control, and DSP Bus for the U1401A CXR726080. The diagram shows the following components and connections:

- Power EN:** 3V3_PS2, 3V5_EN, 1V25_EN, 1V75_EN, DSP_AVCC_EN, PWR_8V5_EN, PWR_1V7_EN_UNUSED.
- Clock:** IOPCLK_16.9MHz, TSQA_CLK.
- Control:** INT1, MCC5, MCRD, MCWR, MCD7, MCD6, MCD5, MCD4, MCD3, MCD2, MCD1, MCD0, MCA8, MCA7, MCA6, MCA5, MCA4, MCA3, MCA2, MCA1, MCA0.
- DSP Bus:** DSP_MC_BUS.
- Resistors:** R1501, R1502, R1503, R1506, R1507, R1508, R1509, R1510, R1511, R1512, R1513.
- Capacitors:** C1503, C1504, C1505, C1506, C1501, C1502.
- Voltage Supervisor:** U1501 APX811-31UG.
- Notes:** The voltage supervisor here is required for consistent boots.




The voltage supervisor here is required for consistent boots

U1401D
CXR726080


TP1516 1 A10 TP_(DEBUG) MON_SLOW? C12 1 TP1535
 TP1517 1 C1 TP_GA_BYPASS MON_QUICK? D11 1 TP1536
 TP1518 1 C2 TP_POFF_RDY SENS(DSP54) E13 1 TP1537
 TP1519 1 C3 TP_RF_CNT SENS_CLK(DSP_55) D12 1 TP1538
 TP1520 1 D5 TP_NC(MCA9?) FCMP_L(DSP_61) D1 1 TP1539
 TP1521 1 F4 TP_(DEBUG) FCMP_H(DSP_60) E2 1 TP1540
 TP1522 1 F2 TP_(DEBUG) SQCK(DSP_48) N3 1 TP1541
 TP1523 1 J4 PDTCT_SEL SQSQ(DSP_47) H3 1 TP1542
 TP1524 1 B8 TP_(DEBUG) GFS(DSP_49) F10 1 TP1543
 TP1525 1 B13 TP_?? (FOK)DSP_25 F12 1 TP1544
 TP1526 1 C13 TP_?? DISC_DET J8 x TP1545
 TP1527 1 G12 TP_NTRST HFG K3 x
 TP1528 1 G13 TP_TDI OPMOD_SEL M5 x
 TP1529 1 H11 TP_TMS EX_TXD A9 1 TP1546
 TP1530 1 H12 TP_TDO EX_RXD C7 1 TP1547
 TP1531 1 H13 TP_TCK TESTMODE D10 1
 TP1532 1 E12 TP_?? SP_BR C9 x
 TP1533 1 M9 TP_TS_CS TRAY_CNT E4 x
 TP1534 1 E1 TRAYSW_IN POWER_SELO B10 x
 STEP_A K7 x
 STEP_B K8 x
 STEP_C L6 x
 STEP_D M7 x
 TD_OFST B12 x
 SW2.5_DDR E6 x
 PHASE_SEL F11 x
 TEST(TDO) G9 x
 NC G10 x
 NC G11 x
 TEST(SCAN_0) H9 x
 NC H10 x
 NC J10 x
 32KOUT J11 x
 RESERVED A11 x
 TEST2 E5 x
 NC D3 x

3V3_PS2
 R1515 45k3 M10 M11 EEP_CS
 CSB
 J13 J12 EEP_RDY
 RBB
 L12 K12 EEP_SI
 DO
 M12 L11 EEP_SO
 DI
 N11 N12 EEP_SCK
 SKB

C1507
 100n
 GND




Exposed pads for the integrated
EEPROM & RTC combo




Sheet: /PlayStation 2 – MAIN/Temperature/
File: PS2_TempSens.kicad_sch

Title: PS2 EE Analog Temperature Sensor

Size: A4	Date:	Rev: 0.3
KiCad E.D.A. 9.0.0		Id: 16/30





Sheet: /PlayStation 2 - MAIN/DSP Power/
File: DSP_Power_Decoupling.kicad_sch

Title: PS2 DSP Power


Size: A4


Date:

Rev: 0.3

KiCad E.D.A. 9.0.0

Id: 18/30





Design Notes

The mainboard does not include the ethernet magnetics for space reasons; A suitable Interface may be added using the ethernet expansion header

Sheet: /PlayStation 2 - MAIN/Network/
File: PS2_Network.kicad_sch

Title: PS2 Ethernet PHY


Size: A3



Date:

Rev: 0.3


KiCad E.D.A. 9.0.0

Id: 20/30







Parallel interface with EE




Parallel video Output and Misc.



To Ports

USB2 is unused, but
exposed on the memory card flex

To EE



Trion T20 Video Processor Top Level

Design Notes

Only compatible with 40 pin panels using the following pinout.
Preferred & tested panel is the 480x800 5" IPS display from the list

4. Interface

Pin	Symbol	Description.
1	LED-K	LED backlight (Cathode).
2	LED-A	LED backlight (Anode).
3	GND	Ground.
4	VDD	Power supply.
5-12	R0-R7	Red Data.
13-20	G0-G7	Green Data.
21-28	B0-B7	Blue Data.
29	GND	Ground.
30	DCLK	Dot clock signal input. Latching input data at its rising edge.
31	DISP	Display on/off.
32	HSYNC	Horizontal sync input. Negative polarity.
33	VSYNC	Vertical sync input. Negative polarity.
34	DEN	Data enable input. Active high to enable the input data bus.
35	NC	NC.
36	GND	Ground.
37	XR	NC
38	YD	
39	XL	
40	YU	

Design Notes


I Backlight:
 $V_{fb}/R_{set} \rightarrow 0.204V/5.6 = \sim 36mA$
 backlight current at 100% brightness

Sheet: /Video Processor/
 File: Trion_T20.kicad_sch

Title: PS2 Video Processor Top Level

Size: A4	Date:	Rev: 0.3
KiCad E.D.A. 9.0.0		Id: 25/30

Pin	Symbol	Description.
1	LED-K	LED backlight (Cathode).
2	LED-A	LED backlight (Anode).
3	GND	Ground.
4	VDD	Power supply.
5-12	R0-R7	Red Data.
13-20	G0-G7	Green Data.
21-28	B0-B7	Blue Data.
29	GND	Ground.
30	DCLK	Dot clock signal input. Latching input data at its rising edge.
31	DISP	Display on/off.
32	HSYNC	Horizontal sync input. Negative polarity.
33	VSYNC	Vertical sync input. Negative polarity.
34	DEN	Data enable input. Active high to enable the input data bus.
35	NC	NC.
36	GND	Ground.
37	XR	NC
38	YD	
39	XL	
40	YU	



Design Notes

I Backlight:
 $V_{fb}/R_{set} \rightarrow 0.204V/5.6 = \sim 36mA$
backlight current at 100% brightness

Id: 26/30

